

## Register Set

- Programmer accessible registers $\left(\mathrm{R}_{0}\right.$ to $\mathrm{R}_{7}$ in previous multi-cycle computer)
- Other registers
- Registers in the register file accessible only to microprograms ( $\mathrm{R}_{8}$ to $\mathrm{R}_{15}$ )
- Instruction registers (IR)
- Program counter (PC)
- Pipeline registers
- Processor status register (PSR: CVNZ state)
- Stack pointer (SP)


## Overview

- Computer architecture
- Operand addressing
- Addressing architecture
- Addressing modes
- Elementary instructions
- Data transfer instructions
- Data manipulation instructions
- Floating point computations
- Program control instructions
- Program interrupt and exceptions

| Overview |
| :--- |
| " Computer architecture |
| " Operand addressing |
| - Addressing architecture |
| - Addressing modes |
| " Elementary instructions |
| - Data transfer instructions |
| - Data maninulation instructions |
| - Floating point computations |
| - Program control instructions |
| - Program interrupt tand exceptions |
|  |

## Three Address Instructions

- Example: $\mathrm{X}=(\mathrm{A}+\mathrm{B})(\mathrm{C}+\mathrm{D})$
- Operands are in memory address symbolized by the letters $A, B, C, D$, result stored memory address of $X$

| Three Address Instructions |  |
| :---: | :---: |
| - Example: $\mathrm{X}=(\mathrm{A}+\mathrm{B})(\mathrm{C}+\mathrm{D})$ <br> - Operands are in memory address symbolized by the letters $A, B, C, D$, result stored memory address of $X$ |  |
| ADD T1, A, B ADD T2, C, D MUX X, T1, T2 | $\begin{aligned} & M[T 1] \leftarrow M[A]+M[B] \\ & M[T 2] \leftarrow M[C]+M[D] \\ & M[X] \leftarrow M[T 1] X M[T 2] \end{aligned}$ |
| OR |  |
| - +: Short program, 3 instructions <br> - -: Binary coded instruction require more bits to specify three addresses |  |

- +: Short program, 3 instructions
- -: Binary coded instruction require more bits to specify three addresses


## Operand Addressing

- Operand: register value, memory content, or immediate
- Explicit address: address field in the instruction
- Implied address: the location of operand is specified by the opcode or other operand address


## Two Address Instructions

- The first operand address also serves as the implied address for the result

| MOVE T1, A | $M[T 1] \leftarrow M[A]$ |
| :--- | :--- |
| ADD T1, B | $M[T 1] \leftarrow M[T 1]+M[B]$ |
| MOVE X, C | $M[X] \leftarrow M[C]$ |
| ADD X, D | $M[X] \leftarrow M[X]+M[D]$ |
| MUXX, T1 | $M[X] \leftarrow M[X] X M[T 1]$ |
| 5 instructions |  |

## One Address Instructions

- Implied address: a register called an accumulator ACC for one operand and the result, single-accumulator architecture
$\left.\begin{array}{lll}L D & A & A C C \leftarrow M[A] \\ A D D & B & A C C \leftarrow A C C+M[B] \\ S T & X & M[X] \leftarrow A C C \\ L D & C & A C C \leftarrow M[C] \\ A D D & D & A C C \leftarrow A C C+M[D] \\ M U X & X & A C C \leftarrow A C C X M[X] \\ S T & X & M[X] \leftarrow A C C\end{array}\right\} 7$ instructions
- All operations are between the ACC register and a memory operand


## Zero Address Instructions

- Use stack (FILO):
- ADD $\quad$ TOS $\leftarrow T O S+$ TOS $_{-1}$
- PUSHX $\quad$ TOS $\leftarrow M[X]$
- POP $X \quad M[X] \leftarrow T O S$

- Data manipulation operations: between the stack elements
- Transfer operations: between the stack and the memory



## Addressing Modes

- Address field: contains the information needed to determine the location of the operands and the result of an operation
- Addressing mode: specifies how to interpret the information within this address field, how to compute the actual or effective address of the data needed.
- Availability of a variety of addressing modes lets programmers write more efficient code


## Addressing Architecture

- Defines:
- Restriction on the number of memory addresses in instructions
- Number of operands
- Two kinds of addressing architecture:
- Memory-to-memory architecture
- Only one register - PC
- All operands from memory, and results to memory
- Many memory accesses
- Register-to-register (load/store) architecture
- Restrict only one memory address to load/store types, all other operations are between registers
$\begin{array}{ll}\text { LD R1, A } & \mathrm{R} 1 \leftarrow \mathrm{M}[\mathrm{A}\end{array}$
LD R2, B $\quad \mathrm{R} 2 \leftarrow \mathrm{M}[\mathrm{B}]$
$\begin{array}{ll}\text { ADDR3, R1, R2 } & \mathrm{R} 3 \leftarrow \mathrm{R} 1+\mathrm{R} 2 \\ \text { LD R1, C } & \mathrm{R} 1 \leftarrow \mathrm{MC}\end{array}$
$\begin{array}{ll}\text { LD R1, C } & R 1 \leftarrow M[C]\end{array}$
LD R2, D
$\begin{array}{ll}\text { ADDR1, R1, R2 } & \text { R1 } \leftarrow \mathrm{R} 1+\mathrm{R} 2 \\ \text { MULR1, R1, R3 } & \mathrm{R} 1 \leftarrow \mathrm{R} 1 \times \mathrm{R} 3\end{array}$
$\begin{array}{ll}\text { MULR1, R1, R3 } & R 1 \leftarrow R 1 \times R 2 \\ \text { ST X, R1 } & M[X] \leftarrow R 1\end{array}$


## Addressing Modes

- Implied mode - implied in the opcode, such as stack, accumulator
- Immediate mode (operand) - a = 0x0801234
- Register mode - $a=R[b]$
- Register-indirect mode $-\mathrm{a}=\mathrm{M}[\mathrm{R}[\mathrm{b}]]$
- Direct addressing mode - $\mathrm{a}=\mathrm{M}[0 \times 0013 \mathrm{df8}$ ]
- Indirect Addressing mode - a= M[M[0x0013df8]]
- PC-relative addressing - branch etc. (offset + PC)
- Indexed addressing - $\mathrm{a}=\mathrm{b}[1]$



## Overview

- Computer architecture
- Operand addressing
- Addressing architecture
- Addressing modes
- Elementary instructions
- Data transfer instructions
- Data manipulation instructions
" Floating point computations
- Program control instructions
- Program interrupt and exceptions

| Instruction Set Architecture |  |
| :--- | :--- | :--- | \left\lvert\, | $\begin{array}{l}\text { RISC (reduced } \\ \text { instruction set } \\ \text { computers) }\end{array}$ | $\begin{array}{c}\text { CISC (complex instruction } \\ \text { set computers) }\end{array}$ |
| :--- | :--- |
| $\begin{array}{l}\text { Memory } \\ \text { access }\end{array}$ | $\begin{array}{l}\text { restricted to load/store } \\ \text { instructions, and data } \\ \text { manipulation instructions are } \\ \text { register-to-register }\end{array}$ | \(\left.\begin{array}{l}is directly available to most <br>

types of instructions\end{array}\right.\right\}\)

## Data Transfer Instructions

- Data transfer: memory $\leftarrow \rightarrow$ registers, processor registers $\leftarrow \rightarrow$ input/output registers, among the processor registers
- Data transfer instructions

| Name | Mnemonic |
| :--- | :--- |
| Load | LD |
| Store | ST |
| Move | MOVE |
| Exchange | XCH |
| Push | PUSH |
| Pop | POP |
| Input | IN |
| Output | OUT |
|  |  |
|  |  |

I/O

- Input and output (I/O) instructions transfer data between processor registers and I/O devices
- Ports
- Independent I/O system: address range assigned to memory and I/O ports are independent from each other
- Memory-mapped I/O system: assign a subrange of the memory addresses for addressing I/O ports


## Data Manipulation Instructions

| Arithmetic |  | Logical and bit manipulation |  | Shift instructions |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Mnemo nic | Name | Mnem onic | Name | Mnem onic |
| Increment | INC | Clear | CLR | Logical shift right | SHR |
| Decrement | DEC | Set | SET | Logical shift left | SHL |
| Add | ADD | Complement | NOT | Arithmetic shift right | SHRA |
| Subtract | SUB | AND | AND | Arithmetic shift left | SHRL |
| Multiply | MUL | OR | OR | Rotate right | ROR |
| Divide | DIV | Exclusive-OR | XOR | Rotate left | ROL |
| Add with carry | ADDC | Clear carry | CLRC | Rotate right with carry | RORC |
| Subtract with borrow | SUBB | Set Carry | SETC | Rotate left with carry | ROLC |
| Subtract reverse | SUBR | Complement carry | COMC |  |  |
| Negate | NEG |  |  |  |  |

## Floating-Point Computation

-What can be represented in N bits?

| Unsigned | 0 | to | $2^{\mathrm{N}-1}$ |
| :--- | :--- | :--- | :--- |
| 2s Complement | $-2^{\mathrm{N}-1}$ | to | $2^{\mathrm{N}-1}-1$ |
| 1s Complement | $-2^{\mathrm{N}-1}+1$ | to | $2^{\mathrm{N}-1}-1$ |
| BCD | 0 | to | $10^{\mathrm{N} / 4}-1$ |

- But, what about?
- very large numbers?

9,349,398,989,787,762,244,859,087,678

- very small number? 0.0000000000000000000000045691
- rationals $\quad 2 / 3$
- irrationals $\sqrt{2}$
- transcendentals e


## Floating-Point Numbers

- Representation of floating point numbers in IEEE 754 standard:
Biased exponent: exponent: mantissa:
$\begin{array}{ll}\text { actual exponent is } & \text { binary integer } \\ e=E-127(0<E<255) & \text { binary significand w/ hidden } \\ \text { integer bit: 1.M }\end{array}$
integer bit: 1.M
$N=(-1)^{S} 2^{E-127}(1 . M)$
$0=0000000000 \ldots 0 \quad-1.5=10111111110 \ldots 0$
Exponent field ( E ):
$E=0$ reserved for zero (with fraction $M=0$ ), and denormalized \#s ( $M \neq 0$ )
$E=255$ reserved for $\pm \infty$ (with fraction $M=0$ ), and $\mathrm{NaN}(M \neq 0)$
Magnitude of numbers that can be represented is in the range: (with $E$ in
[1, 254]):
$2^{-126}\left(1.8 \times 10^{-38}\right) \quad \sim \quad 2^{127}\left(2-2^{-23}\right)\left(3.4 \times 10^{38}\right)$


## Recall Scientific Notation

|  |  |
| :---: | :---: |
| - Issues: (Sign, magnitude) $\quad$ IEEE F.P. $\pm 1 . \mathrm{M} \times 2^{\mathrm{e}-127}$ |  |
| - Representation, Normal form | - Range and Precision |
| - Arithmetic (+, -, *, /) |  |
| - Rounding |  |
| - Exceptions (e.g., divide by zero, overflow, underflow) |  |
| - Errors |  |
| - Properties (negation, inversion, if $A \neq B$ then $A-B \neq 0$ ) |  |

